Chapter 7- Memory System Design

- Introduction
- RAM structure: Cells and Chips
- Memory boards and modules
- Two-level memory hierarchy
- The cache
- Virtual memory
- The memory as a sub-system of the computer
Introduction

So far, we’ve treated memory as an array of words limited in size only by the number of address bits. Life is seldom so easy...

Real world issues arise:
  - cost
  - speed
  - size
  - power consumption
  - volatility
  - etc.

What other issues can you think of that will influence memory design?
In This Chapter we will cover–

- Memory components:
  - RAM memory cells and cell arrays
  - Static RAM—more expensive, but less complex
  - Tree and Matrix decoders—needed for large RAM chips
  - Dynamic RAM—less expensive, but needs “refreshing”
    - Chip organization
    - Timing
  - ROM—Read only memory

- Memory Boards
  - Arrays of chips give more addresses and/or wider words
  - 2-D and 3-D chip arrays

- Memory Modules
  - Large systems can benefit by partitioning memory for
    - separate access by system components
    - fast access to multiple words

—more—
In This Chapter we will also cover–

- The memory hierarchy: from fast and expensive to slow and cheap
  - Example: Registers→Cache→Main Memory→Disk
  - At first, consider just two adjacent levels in the hierarchy
  - The Cache: High speed and expensive
    - Kinds: Direct mapped, associative, set associative
  - Virtual memory—makes the hierarchy transparent
    - Translate the address from CPU’s logical address to the physical address where the information is actually stored
    - Memory management - how to move information back and forth
    - Multiprogramming - what to do while we wait
    - The “TLB” helps in speeding the address translation process
  - Overall consideration of the memory as a subsystem.
Fig. 7.1 The CPU–Main Memory Interface

Sequence of events:
Read:
1. CPU loads MAR, issues Read, and REQUEST
2. Main Memory transmits words to MDR
3. Main Memory asserts COMPLETE.

Write:
1. CPU loads MAR and MDR, asserts Write, and REQUEST
2. Value in MDR is written into address in MAR.
3. Main Memory asserts COMPLETE.
The CPU–Main Memory Interface - cont'd.

Additional points:
- if \(b<w\), Main Memory must make \(w/b\) b-bit transfers.
- some CPUs allow reading and writing of word sizes \(<w\).
  Example: Intel 8088: \(m=20\), \(w=16\), \(s=b=8\).
  8- and 16-bit values can be read and written
- If memory is sufficiently fast, or if its response is predictable,
  then COMPLETE may be omitted.
- Some systems use separate R and W lines, and omit REQUEST.
Table 7.1 Some Memory Properties

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Definition</th>
<th>Intel 8088</th>
<th>Intel 8086</th>
<th>IBM/Moto. 601</th>
</tr>
</thead>
<tbody>
<tr>
<td>w</td>
<td>CPU Word Size</td>
<td>16bits</td>
<td>16bits</td>
<td>64 bits</td>
</tr>
<tr>
<td>m</td>
<td>Bits in a logical memory address</td>
<td>20 bits</td>
<td>20 bits</td>
<td>32 bits</td>
</tr>
<tr>
<td>s</td>
<td>Bits in smallest addressable unit</td>
<td>8</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>b</td>
<td>Data Bus size</td>
<td>8</td>
<td>16</td>
<td>64</td>
</tr>
<tr>
<td>$2^m$</td>
<td>Memory wd capacity, s-sized wds</td>
<td>$2^{20}$</td>
<td>$2^{20}$</td>
<td>$2^{32}$</td>
</tr>
<tr>
<td>$2^{mxs}$</td>
<td>Memory bit capacity</td>
<td>$2^{20}x8$</td>
<td>$2^{20}x8$</td>
<td>$2^{32}x8$</td>
</tr>
</tbody>
</table>
Big-Endian and Little-Endian Storage

When data types having a word size larger than the smallest addressable unit are stored in memory the question arises,

"Is the least significant part of the word stored at the lowest address (little Endian, little end first) or–

is the most significant part of the word stored at the lowest address (big Endian, big end first)"?

Example: The hexadecimal 16-bit number ABCDH, stored at address 0:
### Table 7.2 Memory Performance Parameters

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Definition</th>
<th>Units</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>$t_a$</td>
<td>Access time</td>
<td>time</td>
<td>Time to access a memory word</td>
</tr>
<tr>
<td>$t_c$</td>
<td>Cycle time</td>
<td>time</td>
<td>Time from start of access to start of next access</td>
</tr>
<tr>
<td>$k$</td>
<td>Block size</td>
<td>words</td>
<td>Number of words per block</td>
</tr>
<tr>
<td>$b$</td>
<td>Bandwidth</td>
<td>words/time</td>
<td>Word transmission rate</td>
</tr>
<tr>
<td>$t_l$</td>
<td>Latency</td>
<td>time</td>
<td>Time to access first word of a sequence of words</td>
</tr>
<tr>
<td>$t_{bl} = t_l + k/b$</td>
<td>Block time access time</td>
<td>Time to access an entire block of words</td>
<td></td>
</tr>
</tbody>
</table>

(Information is often stored and moved in blocks at the cache and disk level.)
Table 7.3 The Memory Hierarchy, Cost, and Performance

<table>
<thead>
<tr>
<th>Component</th>
<th>Access</th>
<th>Capacity, bytes</th>
<th>Latency</th>
<th>Block size</th>
<th>Bandwidth</th>
<th>Cost</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>CPU</td>
<td>Random</td>
<td>64-1K</td>
<td>10ns</td>
<td>1 word</td>
<td>System clock</td>
<td>High</td>
</tr>
<tr>
<td>Cache</td>
<td>Random</td>
<td>4MB</td>
<td>20ns</td>
<td>16 words</td>
<td>666MB/s</td>
<td>$50</td>
</tr>
<tr>
<td>Main Memory</td>
<td>Random</td>
<td>4GB</td>
<td>50ns</td>
<td>16 words</td>
<td>200MB/s</td>
<td>$0.75</td>
</tr>
<tr>
<td>Disk Memory</td>
<td>Direct</td>
<td>85GB</td>
<td>10ms</td>
<td>4KB</td>
<td>160MB/s</td>
<td>$0.08</td>
</tr>
<tr>
<td>Tape Memory</td>
<td>Sequential</td>
<td>1TB</td>
<td>10ms-10s</td>
<td></td>
<td>4MB/s</td>
<td>$0.001</td>
</tr>
</tbody>
</table>

Some Typical Values:
## Intel Architecture Over Time

<table>
<thead>
<tr>
<th>Processor</th>
<th>Release Date</th>
<th>MIPS</th>
<th>Max. CPU Frequency at Introduction</th>
<th># of Xtors on Die</th>
<th>Main CPU Register Size</th>
<th>External Data Bus Size</th>
<th>Max, External Address Space</th>
<th>Caches in CPU Package</th>
</tr>
</thead>
<tbody>
<tr>
<td>8086</td>
<td>1978</td>
<td>0.8</td>
<td>8 MHz</td>
<td>29 K</td>
<td>16</td>
<td>16</td>
<td>1 MB</td>
<td>None</td>
</tr>
<tr>
<td>Intel286</td>
<td>1982</td>
<td>2.7</td>
<td>12.5 MHz</td>
<td>134 K</td>
<td>16</td>
<td>16</td>
<td>16 MB</td>
<td>None</td>
</tr>
<tr>
<td>Intel386 DX</td>
<td>1985</td>
<td>6</td>
<td>20 MHz</td>
<td>275 K</td>
<td>32</td>
<td>32</td>
<td>4 GB</td>
<td>None</td>
</tr>
<tr>
<td>Intel486 DX</td>
<td>1989</td>
<td>20</td>
<td>25 MHz</td>
<td>1.2 M</td>
<td>32</td>
<td>32</td>
<td>4 GB</td>
<td>8 KB L1</td>
</tr>
<tr>
<td>Pentium</td>
<td>1993</td>
<td>100</td>
<td>60 MHz</td>
<td>3.1 M</td>
<td>32</td>
<td>64</td>
<td>4 GB</td>
<td>16 KB L1</td>
</tr>
<tr>
<td>Pentium Pro</td>
<td>1995</td>
<td>440</td>
<td>200 MHz</td>
<td>5.5 M</td>
<td>32</td>
<td>64</td>
<td>64 GB</td>
<td>16 KB L1; 256 KB or 512 KB L2</td>
</tr>
<tr>
<td>Pentium II</td>
<td>1997</td>
<td>466</td>
<td>266 MHz</td>
<td>7 M</td>
<td>32</td>
<td>64</td>
<td>64 GB</td>
<td>32 KB L1; 256 KB or 512 KB L2</td>
</tr>
<tr>
<td>Pentium III</td>
<td>1999</td>
<td>1000</td>
<td>500 MHz</td>
<td>8.2 M</td>
<td>32 GP 128 SIMD-FP</td>
<td>64</td>
<td>64 GB</td>
<td>32 KB L1; 512 KB L2</td>
</tr>
</tbody>
</table>
Regardless of the technology, all RAM memory cells must provide these four functions: Select, DataIn, DataOut, and R/W.

This “static” RAM cell is unrealistic in practice, but it is functionally correct. We will discuss more practical designs later.
Fig. 7.4  An 8-bit register as a 1D RAM array

The entire register is selected with one select line, and uses one R/W line

Data bus is bi-directional, and buffered. (Why?)
Fig. 7.5  A 4x8 2D Memory Cell Array

2-4 line decoder selects one of the four 8-bit arrays

2-bit address

2-4 decoder

A1

A0

R/W

R/W is common to all.

Bi-directional 8-bit buffered data bus
Fig. 7.6 A 64Kx1 bit static RAM (SRAM) chip

~square array fits IC design paradigm

Selecting rows separately from columns means only 256x2=512 circuit elements instead of 65536 circuit elements!

Row address: $A_0$–$A_7$

8–256 row decoder

256 × 256 cell array

Column address: $A_8$–$A_{15}$

1 256–1 mux

1 1–256 demux

CS, Chip Select, allows chips in arrays to be selected individually

This chip requires 21 pins including power and ground, and so will fit in a 22 pin package.
There is little difference between this chip and the previous one, except that there are 4, 64–1 Multiplexers instead of 1, 256–1 Multiplexer.

This chip requires 24 pins including power and ground, and so will require a 24 pin pkg. Package size and pin count can dominate chip cost.
Fig 7.8  Matrix and Tree Decoders

- 2-level decoders are limited in size because of gate fanin. Most technologies limit fanin to ~8.
- When decoders must be built with fanin >8, then additional levels of gates are required.
- Tree and Matrix decoders are two ways to design decoders with large fanin:

3-to-8 line tree decoder constructed from 2-input gates.

4-to-16 line matrix decoder constructed from 2-input gates.
This is a more practical design than the 8-gate design shown earlier.

A value is read by *precharging* the bit lines to a value 1/2 way between a 0 and a 1, while asserting the word line. This allows the latch to drive the bit lines to the value stored in the latch.
Access time from Address— the time required of the RAM array to decode the address and provide value to the data bus.
Figs 7.11 Static RAM Write Timing

Write time—the time the data must be held valid in order to decode address and store value in memory cells.
Fig 7.12  A Dynamic RAM (DRAM) Cell

Capacitor will discharge in 4-15ms.

Refresh capacitor by reading (sensing) value on bit line, amplifying it, and placing it back on bit line where it recharges capacitor.

Write: place value on bit line and assert word line.
Read: precharge bit line, assert word line, sense value on bit line with sense/amp.

This need to refresh the storage cells of dynamic RAM chips complicates DRAM system design.
Fig 7.13
DRAM Chip organization

• Addresses are time-multiplexed on address bus using RAS and CAS as strobes of rows and columns.
• CAS is normally used as the CS function.

Notice pin counts:
• Without address multiplexing: 27 pins including power and ground.
• With address multiplexing: 17 pins including power and ground.
Figs 7.14, 7.15  DRAM Read and Write cycles

Typical DRAM Read operation

Typical DRAM Write operation

Access time  Cycle time

Notice that it is the bit line precharge operation that causes the difference between access time and cycle time.

Data hold from RAS.
DRAM Refresh and row access

• **Refresh** is usually accomplished by a “RAS-only” cycle. The row address is placed on the address lines and RAS asserted. This refreshed the entire row. CAS is not asserted. The absence of a CAS phase signals the chip that a row refresh is requested, and thus no data is placed on the external data lines.

• Many chips use “**CAS before RAS**” to signal a refresh. The chip has an internal counter, and whenever CAS is asserted before RAS, it is a signal to refresh the row pointed to by the counter, and to increment the counter.

• Most DRAM vendors also supply one-chip **DRAM controllers** that encapsulate the refresh and other functions.

• **Page mode, nibble mode, and static column mode** allow rapid access to the entire row that has been read into the column latches.

• **Video RAMS, VRAMS**, clock an entire row into a shift register where it can be rapidly read out, bit by bit, for display.
Fig 7.16 A CMOS ROM Chip
### Tbl 7.4 Kinds of ROM

<table>
<thead>
<tr>
<th>ROM Type</th>
<th>Cost</th>
<th>Programmability</th>
<th>Time to program</th>
<th>Time to erase</th>
</tr>
</thead>
<tbody>
<tr>
<td>Mask programmed</td>
<td>Very inexpensive</td>
<td>At the factory</td>
<td>Weeks (turn around)</td>
<td>N/A</td>
</tr>
<tr>
<td>PROM</td>
<td>Inexpensive</td>
<td>Once, by end user</td>
<td>Seconds</td>
<td>N/A</td>
</tr>
<tr>
<td>EPROM</td>
<td>Moderate</td>
<td>Many times</td>
<td>Seconds</td>
<td>20 minutes</td>
</tr>
<tr>
<td>Flash EPROM</td>
<td>Expensive</td>
<td>Many times</td>
<td>100 us.</td>
<td>1s, large block</td>
</tr>
<tr>
<td>EEPROM</td>
<td>Very expensive</td>
<td>Many times</td>
<td>100 us.</td>
<td>10 ms, byte</td>
</tr>
</tbody>
</table>
Memory boards and modules

• There is a need for memories that are larger and wider than a single chip.
• Chips can be organized into “boards.”
  • Boards may not be actual, physical boards, but may consist of structured chip arrays present on the motherboard.
• A board or collection of boards make up a memory module.

• Memory modules:
  • Satisfy the processor–main memory interface requirements
  • May have DRAM refresh capability
  • May expand the total main memory capacity
  • May be interleaved to provide faster access to blocks of words.
How to Build a SIMM (or DIMM)
SRC DRAM Design

SRC

D<31..0>
A<1..0>
A<24..13>
A<12..2>
A<31..25>
WRITE.H
READ.H
DONE.H
CLK

A<11..0>
Y
B<10..0>
B<11>
A.L/B.L
ROW.L
RAS.L
CAS.L
OE.L
WE.L
DONE..H
CLK

DQ<31..0>
RAS.L
CAS.L
OE.L
WE.L
SRC DRAM Timing

READ CYCLE

WRITE CYCLE

CLK

VALID READ ADDRESS

XXX

VALID WRITE ADDRESS

A

D

VALID

VALID

READ

WRITE

DONE

RAS.L

ROW.L

CAS.L

WE.L

OE.L
SRC DRAM Design with Refresh

SRC

D<31..0>
A<1..0>
A<24..13>
A<12..2>
A<31..25>
WRITE.H
READ.H
DONE.H
CLK

A<11..0>
Y

B<10..0>
B<11>
A.L/B.L

ROW.L
RAS.L
CAS.L
OE.L
WE.L

DONE.H
GRNT.H
RQST.H
CLK

A<11..0>
DQ<31..0>
RAS.L
CAS.L
OE.L
WE.L

Refresh Counter

Refresh Counter

- Each row needs to be refreshed every $R \mu s$
- There are $N$ rows in the DRAM so every $R/N \mu s$ we need to refresh one of them.
Memory Controller State Machine

\[
\begin{align*}
\text{READ} &= \text{READ.H} \times \text{RQST.H}' \times A_{31} \times A_{30} \times A_{29} \times A_{28} \times A_{27} \times A_{26} \times A_{25} \\
\text{WRITE} &= \text{WRITE.H} \times \text{RQST.H}' \times A_{31} \times A_{30} \times A_{29} \times A_{28} \times A_{27} \times A_{26} \times A_{25} \\
\text{REFRESH} &= \text{RQST.H}
\end{align*}
\]
Fig 7.17 General structure of memory chip

This is a slightly different view of the memory chip than previous.

Multiple chip selects ease the assembly of chips into chip arrays. Usually provided by an external AND gate.

Bi-directional data bus.
Fig 7.18  Word Assembly from Narrow Chips

All chips have common CS, R/W, and Address lines.

P chips expand word size from s bits to p x s bits.
Fig 7.19 Increasing the Number of Words by a Factor of $2^k$

The additional $k$ address bits are used to select one of $2^k$ chips, each one of which has $2^m$ words:

Word size remains at $s$ bits.
Fig 7.20 Chip Matrix Using Two Chip Selects

Multiple chip select lines are used to replace the last level of gates in this matrix decoder scheme.

This scheme simplifies the decoding from use of a \((q+k)\)-bit decoder to using one \(q\)-bit and one \(k\)-bit decoder.
CAS is used to enable top decoder in decoder tree.

Use one 2-D array for each bit. Each 2-D array on separate board.
Fig 7.22  A Memory Module interface

Must provide—

- Read and Write signals.
- Ready: memory is ready to accept commands.
- Address—to be sent with Read/Write command.
- Data—sent with Write or available upon Read when Ready is asserted.
- Module Select—needed when there is more than one module.

Bus Interface:

Control signal generator:
- for SRAM, just strobes data on Read, Provides Ready on Read/Write
- For DRAM—also provides CAS, RAS, R/W, multiplexes address, generates refresh signals, and provides Ready.
Fig 7.23  DRAM module with refresh control
Fig 7.24  Two Kinds of Memory Module Organiz'n.

Memory Modules are used to allow access to more than one word simultaneously.

(a) Consecutive words in consecutive modules (interleaving)

(b) Consecutive words in the same module
Fig 7.25  Timing of Multiple Modules on a Bus

If time to transmit information over bus, $t_b$, is $< module cycle time, $t_c$, it is possible to time multiplex information transmission to several modules;
Example: store one word of each cache line in a separate module.

Main Memory Address:  Word  Module No.

This provides successive words in successive modules.

Timing:

<table>
<thead>
<tr>
<th>Bus</th>
<th>Read module 0 Address</th>
<th>Write module 3 Address &amp; data</th>
<th>. . .</th>
<th>Module 0 Data return</th>
</tr>
</thead>
<tbody>
<tr>
<td>Module 0</td>
<td></td>
<td></td>
<td>Module 0 read</td>
<td></td>
</tr>
<tr>
<td>Module 3</td>
<td></td>
<td></td>
<td>Module 3 write</td>
<td></td>
</tr>
</tbody>
</table>

With interleaving of $2^k$ modules, and $t_b < t_b/2k$, it is possible to get a $2^k$-fold increase in memory bandwidth, provided memory requests are pipelined. DMA satisfies this requirement.
Memory system performance

Breaking the memory access process into steps:

For all accesses:
- transmission of address to memory
- transmission of control information to memory (R/W, Request, etc.)
- decoding of address by memory

For a read:
- return of data from memory
- transmission of completion signal

For a write:
- Transmission of data to memory (usually simultaneous with address)
- storage of data into memory cells
- transmission of completion signal

The next slide shows the access process in more detail --
Fig 7.26 Static and dynamic RAM timing

(a) Static RAM behavior

(b) Dynamic RAM behavior

"Hidden refresh" cycle. A normal cycle would exclude the pending refresh step.
Example SRAM timings

Approximate values for static RAM Read timing:

- Address bus drivers turn-on time: 40 ns.
- Bus propagation and bus skew: 10 ns.
- Board select decode time: 20 ns.
- Time to propagate select to another board: 30 ns.
- Chip select: 20 ns.

PROPAGATION TIME FOR ADDRESS AND COMMAND TO REACH CHIP: 120 ns.

- On-chip memory read access time: 80 ns
- Delay from chip to memory board data bus: 30 ns.
- Bus driver and propagation delay (as before): 50 ns.

TOTAL MEMORY READ ACCESS TIME: 280 ns.

Moral: 70 ns chips to not necessarily provide 70 ns access time!
Considering any two adjacent levels of the memory hierarchy

Some definitions:

Temporal locality: the property of most programs that if a given memory location is referenced, it is likely to be referenced again, “soon.”

Spatial locality: if a given memory location is referenced, those locations near it numerically are likely to be referenced “soon.”

Working set: The set of memory locations referenced over a fixed period of time, or in a time window.

Notice that temporal and spatial locality both work to assure that the contents of the working set change only slowly over execution time.

Defining the Primary and Secondary levels:

- **CPU**
- **Primary level**
- **Secondary level**
- Faster, smaller
- Slower, larger

Two adjacent levels in the hierarchy
Primary and secondary levels of the memory hierarchy

Speed between levels defined by **latency**: time to access first word, and **bandwidth**, the number of words per second transmitted between levels.

- The item of commerce between any two levels is the **block**.
- Blocks may/will differ in size at different levels in the hierarchy.
  - Example: Cache block size ~ 16-64 bytes.
  - Disk block size: ~ 1-4 Kbytes.
- As working set changes, blocks are moved back/forth through the hierarchy to satisfy memory access requests.
- A complication: Addresses will differ depending on the level.
  - Primary address: the address of a value in the primary level.
  - Secondary address: the address of a value in the secondary level.
Primary and secondary address examples

- Main memory address: unsigned integer
- Disk address: track number, sector number, offset of word in sector.
The computer system, HW or SW, must perform any address translation that is required:

Fig 7.28 Addressing and Accessing a 2-Level Hierarchy

Two ways of forming the address: **Segmentation** and **Paging**. Paging is more common. Sometimes the two are used together, one “on top of” the other. More about address translation and paging later...
Fig 7.29  Primary Address Formation

(a) Paging

(b) Segmentation
Hits and misses; paging; block placement

Hit: the word was found at the level from which it was requested.

Miss: the word was not found at the level from which it was requested. (A miss will result in a request for the block containing the word from the next higher level in the hierarchy.)

Hit ratio (or hit rate) = \( h = \frac{\text{number of hits}}{\text{total number of references}} \)

Miss ratio: \( 1 - h \)

\( t_p = \) primary memory access time. \( t_s = \) secondary memory access time

Access time, \( t_a = h \cdot t_p + (1-h) \cdot t_s \).


Demand paging: pages are moved from disk to main memory only when a word in the page is requested by the processor.

Block placement and replacement decisions must be made each time a block is moved.
Virtual memory

A virtual memory is a memory hierarchy, usually consisting of at least main memory and disk, in which the processor issues all memory references as effective addresses in a flat address space. All translations to primary and secondary addresses are handled transparently to the process making the address reference, thus providing the illusion of a flat address space.

Recall that disk accesses may require 100,000 clock cycles to complete, due to the slow access time of the disk subsystem. Once the processor has, through mediation of the operating system, made the proper request to the disk subsystem, it is available for other tasks.

Multiprogramming shares the processor among independent programs that are resident in main memory and thus available for execution.
Decisions in designing a 2-level hierarchy

- Translation procedure to translate from system address to primary address.
- Block size—block transfer efficiency and miss ratio will be affected.
- Processor dispatch on miss—processor wait or processor multiprogrammed.
- Primary level placement—direct, associative, or a combination. Discussed later.
- Replacement policy—which block is to be replaced upon a miss.
- Direct access to secondary level—in the cache regime, can the processor directly access main memory upon a cache miss?
- Write through—can the processor write directly to main memory upon a cache miss?
- Read through—can the processor read directly from main memory upon a cache miss as the cache is being updated?
- Read or write bypass—can certain infrequent read or write misses be satisfied by a direct access of main memory without any block movement?
The cache mapping function is responsible for all cache operations:
- **Placement strategy**: where to place an incoming block in the cache
- **Replacement strategy**: which block to replace upon a miss
- **Read and write policy**: how to handle reads and writes upon cache misses.

Mapping function must be implemented in hardware. (Why?)

Three different types of mapping functions:
- **Associative**
- **Direct mapped**
- **Block-set associative**
Memory fields and address translation

Example of processor-issued 32-bit virtual address:

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|---|
| 32 bits |

That same 32-bit address partitioned into two fields, a block field, and a word field. The word field represents the offset into the block specified in the block field:

<table>
<thead>
<tr>
<th>Block Number</th>
<th>Word</th>
</tr>
</thead>
<tbody>
<tr>
<td>26</td>
<td>6</td>
</tr>
</tbody>
</table>

$2^{26}$ 64 word blocks

Example of a specific memory reference: Block 9, word 11.

| 00 | ⋮ | 001001 | 001011 |
**Fig 7.31** Associative mapped caches

Associative mapped cache model: any block from main memory can be put anywhere in the cache. Assume a 16-bit main memory.*

<table>
<thead>
<tr>
<th>Cache block 0</th>
<th>Cache block 2</th>
<th>Cache block 255</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>?</td>
<td>?</td>
<td>?</td>
</tr>
</tbody>
</table>

Main memory:

<table>
<thead>
<tr>
<th>MM block 0</th>
<th>MM block 1</th>
<th>MM block 2</th>
</tr>
</thead>
<tbody>
<tr>
<td>MM block 119</td>
<td>MM block 421</td>
<td>MM block 8191</td>
</tr>
</tbody>
</table>

Valid, 1 bit

Valid bits

Tag memory

Tag field, 13 bits

Tag memory

421

? 1

119 0

• 1

• 1

2 1

255

Main memory address:

13 3

Tag Byte

One cache line, 8 bytes

One cache line, 8 bytes

*16 bits, while unrealistically small, simplifies the examples*
Fig 7.32  Associative cache mechanism

Because any block can reside anywhere in the cache, an associative (content addressable) memory is used. All locations are searched simultaneously.

Associative tag memory

- Argument register
- Match bit
- Valid bit
- Main memory address Tag Byte
- Selector
- To CPU
Advantages and disadvantages of the associative mapped cache.

Advantage
• Most flexible of all–any MM block can go anywhere in the cache.

Disadvantages
• Large tag memory.
• Need to search entire tag memory simultaneously means lots of hardware.

Replacement Policy is an issue when the cache is full. –more later–

Q.: How is an associative search conducted at the logic gate level?

–next–
Direct mapped caches simplify the hardware by allowing each MM block to go into only one place in the cache.
Key Idea: all the MM blocks from a given group can go into only one location in the cache, corresponding to the group number.

Now the cache needs only examine the single group that its reference specifies.
Fig 7.34  Direct Mapped Cache Operation

1. Decode the group number of the incoming MM address to select the group

2. If Match AND Valid

3. Then gate out the tag field

4. Compare cache tag with incoming tag

5. If a hit, then gate out the cache line,

6. and use the word field to select the desired word.
Direct mapped caches

• The direct mapped cache uses less hardware, but is much more restrictive in block placement.

• If two blocks from the same group are frequently referenced, then the cache will “thrash.” That is, repeatedly bring the two competing blocks into and out of the cache. This will cause a performance degradation.

• Block replacement strategy is trivial.

• Compromise - allow several cache blocks in each group—the Block Set Associative Cache.
Fig 7.35 2-Way Set Associative Cache

Example shows 256 groups, a set of two per group. Sometimes referred to as a 2-way set associative cache.

Tag memory

Cache memory

Main memory block numbers

Group #:

<table>
<thead>
<tr>
<th>Group</th>
<th>Group</th>
<th>Group</th>
<th>Group</th>
<th>Group</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
<td>2</td>
<td>255</td>
<td>255</td>
</tr>
</tbody>
</table>

Tag field, 5 bits

Cache line, 8 bytes

One cache line, 8 bytes

Cache group address:

Main memory address:
The Pentium actually has two separate caches—one for instructions and one for data. Pentium issues 32-bit MM addresses.

- Each cache is 2-way set associative
- Each cache is $8K=2^{13}$ bytes in size
- $32 = 2^5$ bytes per line.
- Thus there are 64 or $2^6$ bytes per line, and therefore $2^{13}/2^6$ or $2^7=128$ groups
- This leaves $32-5-7 = 20$ bits for the tag field:

<table>
<thead>
<tr>
<th>Tag</th>
<th>Set (group)</th>
<th>Word</th>
</tr>
</thead>
<tbody>
<tr>
<td>20</td>
<td>7</td>
<td>5</td>
</tr>
<tr>
<td>31</td>
<td>0</td>
<td></td>
</tr>
</tbody>
</table>

This “cache arithmetic” is important, and deserves your mastery.
Cache Read and Write policies

• Read and Write cache hit policies
  • Write-through—updates both cache and MM upon each write.
  • Write back—updates only cache. Updates MM only upon block removal.
    • “Dirty bit” is set upon first write to indicate block must be written back.

• Read and Write cache miss policies
  • Read miss - bring block in from MM
    • Either forward desired word as it is brought in, or
    • Wait until entire line is filled, then repeat the cache request.
  • Write miss
    • Write allocate - bring block into cache, then update
    • Write - no allocate - write word to MM without bringing block into cache.
Block replacement strategies

• Not needed with direct mapped cache

• Least Recently Used (LRU)
  • Track usage with a counter. Each time a block is accessed:
    • Clear counter of accessed block
    • Increment counters with values less than the one accessed
    • All others remain unchanged
  • When set is full, remove line with highest count.

• Random replacement - replace block at random.
  • Even random replacement is a fairly effective strategy.
Cache performance

Recall Access time, $t_a = h \cdot t_p + (1-h) \cdot t_s$ for Primary and Secondary levels.

For $t_p = \text{cache}$ and $t_s = \text{MM}$,

$$t_a = h \cdot t_C + (1-h) \cdot t_M$$

We define $S$, the speedup, as $S = T_{\text{without}}/T_{\text{with}}$ for a given process, where $T_{\text{without}}$ is the time taken without the improvement, cache in this case, and $T_{\text{with}}$ is the time the process takes with the improvement.

Having a model for cache and MM access times, and cache line fill time, the speedup can be calculated once the hit ratio is known.
The PPC 601 has a unified cache - that is, a single cache for both instructions and data.

- It is 32KB in size, organized as 64x8 block set associative, with blocks being 8 8-byte words organized as 2 independent 4 word sectors for convenience in the updating process.
- A cache line can be updated in two single-cycle operations of 4 words each.
- Normal operation is write back, but write through can be selected on a per line basis via software. The cache can also be disabled via software.
Virtual memory

The Memory Management Unit, MMU is responsible for mapping logical addresses issued by the CPU to physical addresses that are presented to the Cache and Main Memory.

A word about addresses:

• **Effective Address** - an address computed by the processor while executing a program. Synonymous with **Logical Address**
  - The term Effective Address is often used when referring to activity inside the CPU. Logical Address is most often used when referring to addresses when viewed from outside the CPU.

• **Virtual Address** - the address generated from the logical address by the Memory Management Unit, MMU.

• **Physical address** - the address presented to the memory unit.

(Note: *Every* address reference must be translated.)
Virtual addresses - why

The logical address provided by the CPU is translated to a virtual address by the MMU. Often the virtual address space is larger than the logical address, allowing program units to be mapped to a much larger virtual address space.

Getting Specific: The PowerPC 601
  - The PowerPC 601 CPU generates 32-bit logical addresses.
  - The MMU translates these to 52-bit virtual addresses, before the final translation to physical addresses.

  • Thus while each process is limited to 32 bits, the main memory can contain many of these processes.

  • Other members of the PPC family will have different logical and virtual address spaces, to fit the needs of various members of the processor family.
Virtual addressing - advantages

• Simplified addressing. Each program unit can be compiled into its own memory space, beginning at address 0 and potentially extending far beyond the amount of physical memory present in the system.
  • No address relocation required at load time.
  • No need to fragment the program to accommodate memory limitations.

• Cost effective use of physical memory.
  • Less expensive secondary (disk) storage can replace primary storage. (The MMU will bring portions of the program into physical memory as required)

• Access control. As each memory reference is translated, it can be simultaneously checked for read, write, and execute privileges.
  • This allows access/security control at the most fundamental levels.
  • Can be used to prevent buggy programs and intruders from causing damage to other users or the system.

This is the origin of those “bus error” and “segmentation fault” messages...
Notice that each segment’s virtual address starts at 0, different from its physical address.
Repeated movement of segments into and out of physical memory will result in gaps between segments. This is called external fragmentation.
Compaction routines must be occasionally run to remove these fragments.
Fig 7.39
Segmentation Mechanism

- The computation of physical address from virtual address requires an integer addition for each memory reference, and a comparison if segment limits are checked.
- Q: How does the MMU switch references from one segment to another?
Fig 7.40 The Intel 8086 Segmentation Scheme

The first popular 16-bit processor, the Intel 8086 had a primitive segmentation scheme to “stretch” its 16-bit logical address to a 20-bit physical address:

The CPU allows 4 simultaneously active segments, CODE, DATA, STACK, and EXTRA. There are 4 16-bit segment base registers.
This figure shows the mapping between virtual memory pages, physical memory pages, and pages in secondary memory. Page \( n-1 \) is not present in physical memory, but only in secondary memory.

The MMU that manages this mapping.
Fig 7.42 The Virtual to Physical Address Translation Process

- 1 table per user per program unit
- One translation per memory access
- Potentially large page table

- A page fault will result in 100,000 or more cycles passing before the page has been brought from secondary storage to MM.
- Page tables are maintained by the OS
Page placement and replacement

Page tables are direct mapped, since the physical page is computed directly from the virtual page number.

But physical pages can reside anywhere in physical memory.

Page tables such as those on the previous slide result in large page tables, since there must be a page table entry for every page in the program unit.

Some implementations resort to hash tables instead, which need have entries only for those pages actually present in physical memory.

Replacement strategies are generally LRU, or at least employ a “use bit” to guide replacement.
Fast address translation: regaining lost ground

• The concept of virtual memory is very attractive, but leads to considerable overhead:
  • There must be a translation for every memory reference
  • There must be two memory references for every program reference:
    • One to retrieve the page table entry,
    • one to retrieve the value.
• Most caches are addressed by physical address, so there must be a virtual to physical translation before the cache can be accessed.

The answer: a small cache in the processor that retains the last few virtual to physical translations: A Translation Lookaside Buffer, TLB.

The TLB contains not only the virtual to physical translations, but also the valid, dirty, and protection bits, so a TLB hit allows the processor to access physical memory directly.

The TLB is usually implemented as a fully associative cache.
**Fig 7.43 TLB Structure and Operation**

- **Virtual address from CPU**
  - Page number
  - Word

- **Main memory or cache**
  - Desired word

- **TLB**
  - TLB hit. Page is in primary memory.
  - TLB miss. Look for physical page in page table.

- **Physical address**
  - Physical page
  - Word

- **Access-control bits:** presence bit, dirty bit, valid bit, usage bits

- **To page table**

---

Fig 7.44 Operation of the Memory Hierarchy

1. Virtual address
   - Search TLB
     - TLB hit: CPU
     - TLB Miss: Next step
   
2. Cache:
   - Search cache
     - Cache hit: Return value from cache
     - Cache Miss: Update cache from MM

3. Main memory:
   - Search page table
     - Page table hit: Update TLB
     - Page table Miss: Page fault. Get page from secondary memory
       - Update MM, cache, and page table

4. Secondary memory
   - Generate physical address

This diagram illustrates the process of accessing memory, showing decision points and actions taken based on whether the access hits or misses at different levels of the memory hierarchy.
Fig 7.45
The PowerPC 601 MMU Operation

"Segments" are actually more akin to large (256 MB) blocks.
The memory system is quite complex, and affords many possible tradeoffs.

- The only realistic way to choose among these alternatives is to study a typical workload, using either simulations or prototype systems.
- Instruction and data accesses usually have different patterns.
- It is possible to employ a cache at the disk level, using the disk hardware.
- Traffic between MM and disk is I/O, and Direct Memory Access, DMA can be used to speed the transfers.